Call For Papers (CFP) - Following the very successful and well-attended SECRISC-V’20, the Secure RISC-V (SECRISC-V) architecture design exploration workshop seeks original research papers on the design, implementation, verification, and evaluation of micro-architecture security features, hardware-assisted security techniques, and secure executions around the RISC-V instruction set architecture (ISA).

Part of the 2021 IEEE International Symposium on Workload Characterization (IISWC), November 7 - November 9, 2021.

Website: https://secriscv.org/

Topics
Submission of early work is encouraged. The RISC-V ISA based topics of specific interest for the workshop include, but are not limited to:

- Secure cores and multicore
- ISA extensions for security
- Software and hardware obfuscation techniques
- Hardware security solutions for machine learning
- Secure design for emerging applications: IoT, robotics, wearable computing, etc.
- Architectural designs and hardware security solutions for HPC, Data Centers and cloud computing
- Hardware virtualization and isolation for security
- Hardware-Software co-design solutions: graph analytics,
- Post-quantum cryptosystem designs
- Neuromorphic Architectures
- Blockchain enabled secure computing
- Classic and Modern encryption algorithms and hardware support
- Hardware security support for integrity and authentication, key distribution and management, and trust platform modules
- Secure execution environment
- Memory subsystem organization to secure data accesses
- Network-on-Chip (NoC) security feature to process and compute isolation

Submission Format
The paper must be submitted in PDF format. The content of the submission is limited to four (4) pages - 8.5"x11" in standard IEEE two-column format (both blind and non-blind submission forms are accepted).

Potential Deadlines
- Submission: October 16, 2021
- Notification: October 23, 2021
- Final Version: November 3, 2021
- Presentation: November 7, 2021

Submission Site: https://easychair.org/conferences/?conf=secriscv21